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Abstract: This paper presents a study on a three-phase five level Cascaded H-bridge multilevel inverter
(CHBMLI) based on Newton-Raphson (NR) technique controller for optimization and non-optimization
technique for harmonic reduction. The proposed system comprises of a DC source made up of super capacitor
(SC) and the three phase five-level Cascaded H-bridge multilevel inverter (CHBMLI), with the controller based
on Newton-Raphson (NR). The switching angle of the (CHB-MLI) with different modulation index MI has been
calculated for optimization and non- optimization technique. The created source code programming is then
stored in Digital Signal Processing (DSP) TMS320F2812. Experimental step-up has been conducted, whose
results confirm the effectiveness of the proposed system in reducing Total Harmonic Distortion (THD) of the
(CHBMLI) output.
Key words: Cascaded H-bridge Multilevel Inverter (CHBMLI)  (MI)  Digital Signal Processing (DSP)
TMS320F2812  Newton-Raphson (N.R)
INTRODUCTION (FCs) and cascaded H-bridge (CHB). Diode-clamped
An inverter is used to convert DC power generated sources. Meanwhile, flying capacitor type consists of
from solar modules into AC power. This inverter, known serial connection of capacitor clamped switching cells.
as PV inverter, is an important element and heart of a PV Cascaded H-bridge inverter is a versatile type, which can
system that functions to convert solar energy into be serial or parallel connected and also consists of a
electricity. Improving the output waveform of the inverter series of H-bridge cells to synthesize a required voltage
reduces its respective harmonic content and hence the from several separate DC sources recoverable from
size of the filter used and the level of electromagnetic batteries, fuel cells, renewable energy or ultra-capacitor
interference (EMI) generated by the inverter’s switching [4][5].  Multilevel  boost  inverter  consists  of  cascaded
operation [1][2]. In recent years, multilevel inverters have H-bridge for hybrid EV (HEV) and electric vehicle (EV)
become more attractive to researchers and manufacturers, applications implemented without the use of inductors.
owing to their advantages over conventional PWM Currently available power inverter systems for HEVs use
inverters. Multilevel inverter concept is used to reduce in Dc-Dc boost converter to boost the battery voltage for
the harmonic distortion in the output waveform without a traditional three-phase inverter have been presented in
decreasing the inverter power output. It has several [6]. Multilevel inverter using cascaded H-bridge inverter
advantages, such as to lower switching frequency and with separated dc source (SDCSs) are utiluzed in single
switching losses, lower voltage device evaluation, lower phase structure. The output voltage of 5-level cascaded
harmonic distortion, increase power quality waveform, H-bridge multilevel inverter with different switching angle
higher efficiency and reduce electromagnetic interference based on Newton-Raphson method is used for angle
(EMI) and interface of renewable energy sources such as optimization had been developed by [7]. The harmonic
photovoltaic PV to the electric power grid [3]. Nowadays, elimination pulse width modulation (SHE-PWM) control
three common topologies of multilevel inverter have been pulses  are  obtained  by  switching  method.  A cascaded
proposed, which are diode-clamped, flying capacitors H-bridge multilevel inverter using iterative Newton-
photovoltaic uses a single dc source rather than multiple
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Raphson (NR) and genetic algorithm (GA) techniques can The complementary switch pairs for phase ‘A’ are
be used to reduce THD. [8]. Pulse-width modulation (S1,S1'),(S2,S2'),(S3,S3'),(S4,S4').  These were similar for
(PWM) in multilevel inverter is used to convert DC B and C phases, whereby the cascaded H-Bridge was
voltage from battery storage to supply AC loads. used to carry full load current. Converting a multi-level of
Adaptive neuro fuzzy inference (ANFIS) is used to predict five (m-1) level requires control signals, where m is the
the optimum (MI) and switch angles required for a 5-level number of voltage levels. Thus, in this implementation,
cascaded H-bridge inverter with improved inverter output the controller of five, four control signals were required.
voltage [9][10]. Cascaded 5-level inverter is implemented Sine wave voltage was produced through a series of H-
by  solving  Particle  Swarm  Optimization  (PSO)  method bridge inverters connected to a multilevel converter
non-linear equations through the use of PSO algorithm architecture, based on a series of inverters which consist
[11]. OptimizedHarmonic Elimination Stepped Waveform of three phases of H-Bridge. Each cell is supplied by the
(OHESW) technique to control 7-level output voltage converter from the DC source. The structure is related to
used in a standalone PV. In addition, the Newton- the level of five inverters that consist of 8 switches in one
Raphson (NR) method is applied in solving equations to leg, which gates cascaded H-bridge in three-phase
produce the least total harmonic distortion [12]. In this inverter with arm 2N+1. A three phase (CHB-MLI) is
study, multilevel inverter had been adopted and 5-level illustrated in Fig. 2.
diode-clamped inverter output voltage was produced by
the inverter based on (SC) and battery investigation with
PV power plant as experimented by [13][14]. Third
Harmonic Injection PWM (THIPWM), or 3-level inverter
with performance dynamic integration of (SC) and battery
was proposed by [15]. This paper presents a model that
employs the Newton Raphson (NR) method to control the
three-phase cascaded H-bridge 5-level inverter based on
(SC) as storage. Digital Signal Processing (DSP)
TMS320F2812 hardware was implemented in the 5-level
cascaded H-bridge inverter. The DSP was tested to
determine if it is able to verify the retrieved Newton Fig. 2: Output voltage waveforms of a 5-level Cascaded
Raphson (NR) control in term of THD. H-Bridge
Cascaded H-Bridge Inverter (CHBI): A three phase 5- The  switching  angles  can  be  optimized by
level cascaded H-Bridge in a multilevel inverter is shown adjusting them to reduce the total harmonic distortion.
in Fig 1. It consists of five levels of 8 switches and the Compared to flying capacitor or diode imposed, the
three phases share a common Dc bus. Fig 2 shows the development of inverter is cheaper. This is because, multi-
output voltage for 5-level (CHB-MLI). level inverters are very small in term of the number of its
Fig. 1: Phase A: 5-level cascaded H-bridge multilevel of amplitude, which is 2(). The expression in Equation (2)
inverter [16]. describes
components.
Inverter Analysis Based On Newton-Raphson (N.R)
Method: The Fourier series for the total output voltage of
(CHB-MLI) is described in Equation (1). Two-source
circuits contain only odd-numbered harmonic and is 
(1)
The (MI) is the ratio of the amplitude of the
fundamental frequency component of to the amplitude of
the fundamental frequency component of a square wave
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(2) The DSP was modeled from eZdspTM F2812 based
For the two separate dc source inverter, harmonic N by Spectrum Digital Incorporated and was to verify the
can be eliminated by using delay angles, as control algorithms proposed for the proposed DVR. The
(3) performing at 150 MHz [ Processors, 2006]. Among its
Newly formed equation derived from Equation (1) for this research, is the 12-bit A/D module handling 16
simultaneous solution is required to eliminate Nth channels and two on-chip event manager peripherals,
harmonic and meet a specified (MI), becoming which provide a broad range of functions and particularly
(4) TMS320F2812 DSP from Texas Instruments is summarized
These harmonic Equations (3) and (4) are
transcendental equations. Solving these simultaneous
equations requires an iterative numerical method. Newton-
Raphson technique is a method that can be employed to
solve Equations (5) and (6).
(5)
(6)
Based on Equations (1) to (5), a source code had
been created using C language for optimization and non-
optimization and then stored in Digital Signal Processor
(DSP) TMS320F2812. 
Controller Development Using Digital 
Signal Processor (DSP) TMS320F2812: Based on the
method as mentioned above, the source code was created
using C programming and stored in Digital Signal
Processor (DSP) TMS320F2812. The main frequency of
the processor was 150 MHz, as shown in Fig. 3. TMS Fig. 4: TMS320F2812 Architecture.
320F2812 controllers integrate a complete set of control
system capabilities, such as Pulse Width Modulation SC As an Energy Storage: A basic circuit configuration
(PWM) generation, time sampling, sensor capture, analog and its components of SC is shown in Fig. 5. [17].
to digital conversion (ADC) and data storage into a single
device and reduction of system cost, board space and
system complexity.
Fig. 3: DSP TMS320F2812. Fig. 5: The Basic Circuit Model of the (SC) (EPOCS).
on the Texas Instruments TMS320F2812 DSP produced
TMS320F2812 was selected as it has a 32-bit CPU
interesting features, which prove to be very beneficial in
useful in applications of control. The architecture of the
in the diagram in Fig. 4.
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In this study, the design integrates SC instead of A simple circuit initial model testing can be done by
battery  because  of  it  is  insufficient  to supply real connecting a capacitance and resistance in parallel with a
power charge and discharge conditions. SC uses circuit resistance in series. This base circuit can show the basic
RC connected series formed by a capacitor constant and function of the SC[18][17]. By adding more components
a resistance constant. The capacitance and serial until the circuit as described in Fig. 4 is achieved, the
resistance of the (SC) are dependent on frequency, accuracy of the model can be improved. The control block
temperature and voltage. (SC) can be supplied to high relays the switch that connects the resistance balancing
voltage  charge,  thus discharge can be neglected since R3 to the circuit [19].The value of capacitance can be
the frequency, temperature and voltage are constant and calculated in two different ways. The first methodis to
high performance SC prototype can reduce THD. look at the voltage derivative during charging of the SC.
Capacitance C is responsible for the most important The relation between capacitance is 
phenomenon in the circuit. Resistance R2 that is
connected in parallel with the capacitor is meant to (10)
represent  the  self-discharge  effect.   Series  resistance
R1 represents the losses during charge and discharge. The relation between capacitance can be calculated
These  losses  occur  due  since  the  conducting  element for different parts of the voltage curve. When
in  the  (SC)  has  a  resistance,  thus  the  connection  is highcurrents are used, other effects than the capacitance
not  ideal.  The  over-voltage  protection   provided by can affect the voltage level. These effects can cause the
R3  and  the  switch  controlling  its  connection  to  the value of calculated capacitance to be incorrect [20].
circuit are necessary to prevent damage to the capacitor
elements by balancing the voltage level. The voltage Experimental Setup: The experimental setup comprised of
balancing is needed, otherwise the voltage in one 5-level CHB-MLI SC as a storage and DSP TMS320F2812,
separate  cell can increase higher than the others, as shown in Fig. 6. The proposed CHB-MLI was
resulting in gassing or explosion. Voltage difference interfaced with DSP TMS320F2812 to get the output
occurs when one cell has a lower capacitance than the voltage waveform of 5-level CHB-MLI. The DSP
others, since those results in more energy being stored. TMS320F2812 target board was used to generate the
Resistance Rp and capacitance Cp are included in the switching signal for the proposed inverter based on SC.
circuit to model some of the fast dynamics in the behavior The TMS320F2812 board control generates pulse for the
of the SC. switching signal for the proposed inverter. Two source
had been created for optimization andNon-optimization of
(7) CHB-MLI with different MI. The voltage output of the
50Hz. The gate drive for 5-level three-phase cascaded H-
(8) bridge multilevel inverter was designed with combination
DSP TMS320F2812 implementation based on coding to
(9) get the output waveform from IGBT.
programming codes based on Newton Raphson controller
five-level multilevel inverter was 300 volts with frequency
of gate drive circuit. This gate drive had been tested using
Fig. 6: Prototype of 5-Level Cascaded H-Bridge Inverters.
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Result of Optimized 5-Level CHB-MLI: In case of
optimization technique, a source code had been created
using C programming and stored into DSP TMS320F2812.
The DSP was then interfaced with CHB-MLI. The SC as
an energy storage was applied to CHB-MLI. In the source
code programming, one cycle of duration of time is equal
to 0.02s with MI equal to 0.84. The switching angles were
= 17.06  and = 43.53 at upper and lower switches of1 2
CHB-MLI. Fig. 7 to Fig. 12 show the timing diagram of
phase A, B and Phase C. Each phase comprised of
switches S S S andS  and S S S andS for the upper1 2 3 4 5 6 7 8
switches and lower switches. From Fig. 7 to Fig. 12, it can
be noted that the upper and the lower switches for each
phase had equal switching period.
Fig. 7: Upper Switches: Timing Diagram for S1, S2, S3 and
S4 for Phase A with MI=0.84 for 1=17.060 ,
2=43.530 .
Fig. 8: Lower Switches: Timing Diagram for S5, S6, S7 and Fig. 11: Upper Switches: Timing Diagram S1, S2, S3 and
S8 for Phase A with MI=0.84 for 1=17.060 , S4  for  Phase  C  with  MI=0.84 for 1=17.060 ,
2=43.530 . 2 =43.530 .
Fig. 9: Upper Switches: Timing Diagram S1, S2, S3 and S4
for phase B with MI=0.84 1 =17.060 ,
2=43.530 .
Fig. 10: Lower Switches: Timing Diagram S5, S6, S7 and
S8  for  Phase  B  with MI=0.84 for 1 =17.060 ,
2 =43.530 .
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Fig. 12: Lower Switches: Timing Diagram S5, S6, S7 and
S8 for Phase C With MI=0.84 for 1=17.060
2=43.53 .0
Figure 13 shows the optimization voltage output
waveform  of  5-level  CHB-MLI  for  Phase A, Phase B
and Phase C, respectively. The optimization voltage
output  waveforms   for   each   phase   of  CHB-MLI
based  on  (MI)  was  equal  to  0.84  were very smooth
due to accurate calculation of switching angles. Fig. 14
shows the harmonic spectrum of optimization voltage
output waveform of CHB-MLI with THD value equal to
15.5%.
Fig. 13: Output Voltage 5-Level Cascaded Multilevel
Inverter MI=0.84.
Figure 15. shows the optimization current output
waveform of 5-level CHB-MLI for Phase A, Phase B and
Phase C, respectively. The optimization current output
waveforms for each phase of CHB-MLI was very smooth
due to accurate calculation of switching angles. Fig.16
shows the harmonic spectrum of optimization current
output waveform of CHB-MLI with THD value equal to
3.9% based on (MI) and equal to 0.84.
Fig. 14: FFT Analysis Output Voltage 5-level inverter
MI=0.84
Fig. 15: Optimization Current Output Wave form of 5-
Level CHB-MLI with MI=0.84.
Fig. 16: Optimization Harmonic Spectrum of Current
Output Waveform of CHB-MLI with MI=0.84.
World Appl. Sci. J., 34 (6): 760-769, 2016
766
Result  of  Non-Optimized  5-Level CHB-MLI: Similar with optimization technique, a source code for non-optimization
was also created with MI set to 0.58 andswitching angles set to =,and =77.94  The upper and lower switches Timing1 2 .0
Diagram for Phase A, Phase B and Phase C with MI=0.58 for = and =77.94  can be seen from Fig 17 to Fig 22.1 2 0
Fig. 17: Upper Switches: Timing Diagram for S1, S2, S3 Fig. 20: Lower Switches: Timing Diagram S5, S6, S7 and
and S4 for Phase A with MI=0.58 for 1=17.955 , S8 for Phase B with MI=0.58 for 1=17.955 ,0
2=77.948 . 2=77.948 .0
Fig. 18: Lower Switches: Timing Diagram S5, S6, S7 and Fig. 21: Upper Switches: Timing Diagram S1, S2, S3 and
S8 for Phase A with MI=0.58 for 1=17.955 , S4 for Phase C with MI=0.58 for 1=17.9550
2=77.948 .0
Fig. 19: Upper Switches: Timing Diagram S1, S2, S3 and Fig. 22: Lower Switches: Timing Diagram S5, S6, S7 and
S4 for Phase B with MI=0.58 for 1=17.955 S8 for Phase C With MI=0.58 for 1=17.955 ,0
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The obtained waveform of the five level CHB-MLI
Fig. 23 shows the non-optimization voltage output
waveform of 5-level CHB-MLI for Phase A, Phase B and
Phase C, respectively. The non-optimization voltage
output waveforms for each phase of CHB-MLI based on
MI equal to 0.58 were not smooth due to inaccurate
calculation of switching angles. Fig. 24 shows the
harmonic spectrum of non-optimization voltage output
waveform of CHB-MLI with THD value equal to 31.2%.
Fig. 23: Output Voltage of Non-Optimized 5-Level
Cascaded Multilevel Inverter Ma=0.58.
Fig. 24: FFT Analysis Output Voltage of Non-Optimized
5-level inverter Ma=0.58.
Figure 25 shows the non-optimization current output Battery for different (MI) of 5-Level Inverter for
waveform of 5-level CHB-MLI for Phase A, Phase B and Harmonic Reduction.
Phase C, respectively. The non-optimization current
output waveforms for each phase of CHB-MLI were very Figure 27 presents the comparison between (SC) and
smooth due to accurate calculation of switching angles. Batteryof (MI) inverters to control total harmonic
Fig. 26 shows the harmonic spectrum of non-optimized distortion for voltage and current. The THD measurement
current output waveform of CHB-MLI with THD value for five level of three phase CHB-MLI with different (MI)
equal to 8.2%. based on (MI) equal to 0.58. can be observed as shown in Table.1.
Fig. 25: Non-Optimized   Current   Output  Waveform  of
5-Level CHB-MLI with MI=0.58.
Fig. 26: Non- Optimized Harmonic Spectrum of Current
Output Waveform of CHB-MLI with MI=0.58.
Fig. 27: Comparison between Super-Capacitor (SC) and
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Table 1: THD Measurement for the System.
MI THD Current H 3 H 5 THD VoltageI Ird rd
0.84 3.9% 2.2% 1.7% 15.5%
0.58 8.2% 6.2% 6.2% 31.2%
CONCLUSION
A three-phase 5-level CHB-MLI based on SC as a
storage has been developed and tested. The source codes
using C language based on NR controller for optimization
and non-optimization have been created and stored in
DSPTMS320F2812. This controller is then interfaced with
the proposed prototype of CHB-MLI. A test on the
proposed hardware with its controller shows that the
voltage and current output waveform of the CHB-MLI are
capable to reduce harmonic, which meets IEC standard.
Thus, the proposed prototype of CHB-MLI based on SC
as a dc energy source has been successfully created and
has achieved the objective of this study. 
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